#### DNN Dataflow Choice Is Overrated

Xuan Yang, Mingyu Gao, Jing Pu, Ankita Nayak, Qioyi Liu, Steven Emberton Bell, Jeff Ou Setter, Kaidi Cao, Heonjae Ha, Christos Kozyrakis, and Mark Horowitz. Stanford University, Tsinghua University 2018

Presenter : Derrick Blakely

https://qdata.github.io/deep2Read

### Outline

- Background: Spatial Architectures
- 2 Background: Halide
- ONN Dataflow is Overrated
- Generating Hardware Designs Using Halide
  - 5 Experiments
- 6 Conclusion

### Outline



- Background: Halide
- 3 DNN Dataflow is Overrated
- 4 Generating Hardware Designs Using Halide
- 5 Experiments
- Conclusion

# Systolic Arrays - Dataflow Analogous to Blood Circulation



# Convolution - A Use Case for Systolic Arrays



|--|



w<sub>1</sub>x<sub>1</sub>+w<sub>2</sub>x<sub>2</sub>+w<sub>3</sub>x 3

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< 1 k

### Convolution - A Use Case for Systolic Arrays

w<sub>1</sub>x<sub>1</sub>+w<sub>2</sub>x<sub>2</sub>+w<sub>3</sub>x <sup>3</sup> w<sub>1</sub>x<sub>2</sub>+w<sub>2</sub>x<sub>3</sub>+w<sub>3</sub>x

### Convolution - A Use Case for Systolic Arrays



 $w_1 x_1 + w_2 x_2 + w_3 x$   $w_1 x_3 + w_2 x_4 + w_3 x$ <sup>3</sup>  $w_1 x_2 + w_2 x_3^2 + w_3 x$ 

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

<br/>





Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read



Writes: 0

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

A D N A B N A B N A B N



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

A D N A B N A B N A B N



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

# Why is this good?

- Avoids the von Neumann Bottleneck: number of memory accesses proportional to the number of inputs, not the number of computations
- Once finished: 8 reads, 3 writes
- Compare with SIMD: 18 reads, 3 writes

# Why is this good?

- Avoids the von Neumann Bottleneck: number of memory accesses proportional to the number of inputs, not the number of computations
- Once finished: 8 reads, 3 writes
- Compare with SIMD: 18 reads, 3 writes

# Why is this good?

- Avoids the von Neumann Bottleneck: number of memory accesses proportional to the number of inputs, not the number of computations
- Once finished: 8 reads, 3 writes
- Compare with SIMD: 18 reads, 3 writes









#### **CNN** Accelerator Overview



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< □ > < /□ >

# Convolution Layer Design

Want to:

- Maximize data reuse
- Minimize memory latency
- Minimize energy use
- Multiple things can be reused balance reuse opportunities

# Weight Stationary



# **Output Stationary**



# Row Stationary (Eyeriss)



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< □ > < /□ >

(4) (5) (4) (5)

# Row Stationary (Eyeriss)





Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< 47 ▶

# Row Stationary (Eyeriss)



Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAn https://qdata.github.io/deep2Read

### Outline



- 2 Background: Halide
  - 3 DNN Dataflow is Overrated
  - 4 Generating Hardware Designs Using Halide
  - 5 Experiments
  - Conclusion

#### • Images are ubiquitous

- Optimizing image processing code yields high ROI
- Hard to do, creates unreadable code

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

Image: A (1)

- Images are ubiquitous
- Optimizing image processing code yields high ROI
- Hard to do, creates unreadable code

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< 47 ▶

- Images are ubiquitous
- Optimizing image processing code yields high ROI
- Hard to do, creates unreadable code

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAn https://qdata.github.io/deep2Read

< (17) > <

```
void box_filter_3x3(const Image &in, Image &blury) {
   Image blurx(in.width(), in.height()); // allocate blurx array
   for (int y = 0; y < in.height(); y++)
      for (int x = 0; x < in.width(); x++)
      blurx(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3;
   for (int y = 0; y < in.height(); y++)
      for (int x = 0; x < in.width(); x++)
      blury(x, y) = (blurx(x, y-1) + blurx(x, y) + blurx(x, y+1))/3;
}</pre>
```

```
void box filter 3x3(const Image &in, Image &blury) {
  m128i one third = mm set1 epi16(21846);
 #pragma omp parallel for
 for (int yTile = 0; yTile < in.height(); yTile += 32) {</pre>
   __m128i a, b, c, sum, avg;
    m128i blurx[(256/8)*(32+2)]; // allocate tile blurx array
   for (int xTile = 0; xTile < in.width(); xTile += 256) {</pre>
      m128i *blurxPtr = blurx;
     for (int y = -1; y < 32+1; y++) {
       const uint16_t *inPtr = &(in[yTile+y][xTile]);
       for (int x = 0; x < 256; x += 8) {
        a = mm loadu si128(( m128i*)(inPtr-1));
        b = mm loadu si128(( m128i*)(inPtr+1));
        c = mm load si128(( m128i*)(inPtr));
        sum = mm add epi16( mm add epi16(a, b), c);
        avg = mm mulhi epi16(sum, one third);
        _mm_store_si128(blurxPtr++, avg);
        inPtr += 8:
     blurxPtr = blurx;
     for (int y = 0; y < 32; y++) {</pre>
       m128i *outPtr = ( m128i *)(&(blury[yTile+y][xTile]));
       for (int x = 0; x < 256; x += 8) {
         a = _mm_load_si128(blurxPtr+(2*256)/8);
         b = mm load si128(blurxPtr+250
         c = mm load si128(blurxPtr++);
         sum = mm add epi16( mm add epi16(a, b), c);
         avg = mm mulhi epi16(sum, one third);
          mm store si128(outPtr++, avg);
```

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< □ > < □ > < □ > < □ > < □ > < □ >

#### **3x3 blur as a Halide** *algorithm*:

Var x, y; Func blurx, blury; blurx(x, y) = (in(x-1, y) + in(x, y) + in(x+1, y))/3; blury(x, y) = (blurx(x, y-1) + blurx(x, y) + blurx(x, y+1))/3;

### Halide

#### • A language/compiler for image processing

- Key idea: decouple algorithm from computation schedule
- Algorithm: what is computed
- Schedule: where/when it's computed
- Key idea: Don't mix algorithm design with scheduling
- Allow compiler to safely optimize and schedule algorithm
- A language/compiler for image processing
- Key idea: decouple algorithm from computation schedule
- Algorithm: what is computed
- Schedule: where/when it's computed
- Key idea: Don't mix algorithm design with scheduling
- Allow compiler to safely optimize and schedule algorithm

- A language/compiler for image processing
- Key idea: decouple algorithm from computation schedule
- Algorithm: what is computed
- Schedule: where/when it's computed
- Key idea: Don't mix algorithm design with scheduling
- Allow compiler to safely optimize and schedule algorithm

- A language/compiler for image processing
- Key idea: decouple algorithm from computation schedule
- Algorithm: what is computed
- Schedule: where/when it's computed
- Key idea: Don't mix algorithm design with scheduling
- Allow compiler to safely optimize and schedule algorithm

- A language/compiler for image processing
- Key idea: decouple algorithm from computation schedule
- Algorithm: what is computed
- Schedule: where/when it's computed
- Key idea: Don't mix algorithm design with scheduling
- Allow compiler to safely optimize and schedule algorithm

- A language/compiler for image processing
- Key idea: decouple algorithm from computation schedule
- Algorithm: what is computed
- Schedule: where/when it's computed
- Key idea: Don't mix algorithm design with scheduling
- Allow compiler to safely optimize and schedule algorithm

# Outline

- Background: Spatial Architectures
- Background: Halide
- ONN Dataflow is Overrated
  - Generating Hardware Designs Using Halide
  - 5 Experiments
  - Conclusion

# Proposal: A 3-Dimensional Design Space

- Loop optimizations
- 2 Dataflow
- Hardware resource allocation

# **Dimension 1: Loop Optimizations**

A Single Convolutional Layer:

- input feature maps of size  $X \times Y$
- C channels
- K filters of size  $C \times F_X \times F_Y$

• Batch size of B  

$$O[b][k][x][y] = \sum_{c=0}^{C-1} \sum_{f_y=0}^{F_y-1} \sum_{f_x=0}^{F_x-1} I[b][c][x + f_x][y + f_y] \times W[k][c][f_x][f_y]$$

# **Dimension 1: Loop Optimizations**

1 for 
$$b = 0$$
: B do  
2 | for  $k = 0$ : K do  
3 | for  $c = 0$ : C do  
4 | for  $y = 0$ : Y do  
5 | for  $x = 0$ : X do  
6 | | for  $f_y = -\frac{F_Y - 1}{2}$ :  $\frac{F_Y - 1}{2}$  do  
7 | | for  $f_x = -\frac{F_X - 1}{2}$ :  $\frac{F_X - 1}{2}$  do  
8 | |  $O[k][x][y] +=$   
I [c][x + f\_x][y + f\_y] × W[k][c][f\_x][f\_y]

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< 47 ▶

# **Dimension 1: Loop Optimizations**

1 for 
$$b = 0$$
: B do  
2 for  $k = 0$ : K do  
3 for  $c = 0$ : C do  
4 for  $y = 0$ : Y do  
5 for  $f_y = -\frac{F_Y - 1}{2}$ :  $\frac{F_Y - 1}{2}$  do  
6 for  $f_y = -\frac{F_Y - 1}{2}$ :  $\frac{F_Y - 1}{2}$  do  
8  $O[k][x][y] +=$   
1  $O[k][x][y] +=$   
1  $I[c][x + f_x][y + f_y] \times W[k][c][f_x][f_y]$ 

Not how anyone does it!

< A IN

# Dimension 1: Loop Optimizations - Tiling

### LOOP TILING: REGISTER BLOCKING



colfaxresearch.com/how-series OPTIMIZATION © Colfax International, 2013-2017

# Dimension 1: Loop Optimizations - Reordering

Row-major order



Column-major order



#### Some heuristics:

- Maximize filter reuse: "weight stationary" (WS)
- Maximize partial sum reuse: "output stationary" (OS)
- No local reuse (NLR)
- Row stationary (RS)

Some heuristics:

- Maximize filter reuse: "weight stationary" (WS)
- Maximize partial sum reuse: "output stationary" (OS)
- No local reuse (NLR)
- Row stationary (RS)

Some heuristics:

- Maximize filter reuse: "weight stationary" (WS)
- Maximize partial sum reuse: "output stationary" (OS)
- No local reuse (NLR)
- Row stationary (RS)

Some heuristics:

- Maximize filter reuse: "weight stationary" (WS)
- Maximize partial sum reuse: "output stationary" (OS)
- No local reuse (NLR)
- Row stationary (RS)

Performance of Different Dataflows



# Dimension 3: Hardware Resource Allocation

- Dimensions of PE array
- Size of different layers of the memory hierarchy
- Energy cost and latency of accesses

## Outline

- Background: Spatial Architectures
- Background: Halide
- 3 DNN Dataflow is Overrated
- 4 Generating Hardware Designs Using Halide
- 5 Experiments
- Conclusion

### Halide Primitives

- Two new Halide primitives: Accelerate and Systolic
- One modified primitive: Unroll

Dimensions	Scheduling primitives
Overall scope	accelerate
Loop blocking Dataflow Resource allocation	tile, reorder unroll, systolic in, compute_at

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

イロト イヨト イヨト イヨト

### Halide Pseudocode

### Halide Pseudocode

### Halide Pseudocode

```
1 for (k, 0, 64)
    for (yo, 0, 4)
      for (xo, 0, 4)
4
         // Allocate local buffer for output.
         alloc obuf[28, 28, 1]
6
8
         // Allocate local buffer for input.
         alloc ibuf[28 + 5 - 1, 28 + 5 - 1, 3]
9
        // Copy input to buffer.
10
         ibuf[...] = input[...]
         // Allocate local buffer for w.
         alloc wbuf[5, 5, 3, 1]
14
        // Copy w to buffer.
         wbuf[\ldots] = w[\ldots]
16
         for (yi, 0, 28)
18
           for (xi, 0, 28)
19
21
             for (r.z. 0, 3)
22
               for (r.y, -2, 5)
                 for (r.x, -2, 5)
                   obuf(xi, vi, 0) +=
24
                       ibuf(xi + r.x, vi + r.v, r.z)
25
                        * wbuf(r.x + 2, r.y + 2, r.z, 0)
26
         // Copy buffer to output.
28
29
         output[...] = obuf[...]
```

Presenter : Derrick Blakely (University of ViDNN Dataflow Choice Is Overrated XUAN https://qdata.github.io/deep2Read

< □ > < 同 > < 回 > < 回 > < 回 >

#### • Accelerate: "Defines scope and interface to the rest of the system"

- Marks for transformation to some dataflow IR
- Dataflow IR is some kind of special C++ program
- IR compiled into Verilog using High-Level Synthesis (HLS) (probably involves additional optimizations)
- Nothing about latency or throughput

- Accelerate: "Defines scope and interface to the rest of the system"
- Marks for transformation to some dataflow IR
- Dataflow IR is some kind of special C++ program
- IR compiled into Verilog using High-Level Synthesis (HLS) (probably involves additional optimizations)
- Nothing about latency or throughput

- Accelerate: "Defines scope and interface to the rest of the system"
- Marks for transformation to some dataflow IR
- Dataflow IR is some kind of special C++ program
- IR compiled into Verilog using High-Level Synthesis (HLS) (probably involves additional optimizations)
- Nothing about latency or throughput

- Accelerate: "Defines scope and interface to the rest of the system"
- Marks for transformation to some dataflow IR
- Dataflow IR is some kind of special C++ program
- IR compiled into Verilog using High-Level Synthesis (HLS) (probably involves additional optimizations)
- Nothing about latency or throughput

- Accelerate: "Defines scope and interface to the rest of the system"
- Marks for transformation to some dataflow IR
- Dataflow IR is some kind of special C++ program
- IR compiled into Verilog using High-Level Synthesis (HLS) (probably involves additional optimizations)
- Nothing about latency or throughput

# Custom Primitive: Systolic

#### • Systolic flag: PEs communicate during loop unrolling

• No systolic flag: unrolled loop performs tree reduction



# Custom Primitive: Systolic

- Systolic flag: PEs communicate during loop unrolling
- No systolic flag: unrolled loop performs tree reduction



## Overriden Primitive: Unroll

- Basic idea: loop unrollings correspond to different spatial architectures
- Example: unroll weights vertically and horizontally is "weight stationary"  $(F_Y|F_X)$



# Overridden Primitive: Unroll



### Recap

- Provide modified Halide with functional programming description of conv layer
- Modified Halide both generates a spatial architecture and schedules execution

### Outline

- 1 Background: Spatial Architectures
- 2 Background: Halide
- 3 DNN Dataflow is Overrated
- 4 Generating Hardware Designs Using Halide

### 5 Experiments

### Conclusion

## Analysis Framework

#### • Use parameters from AlexNet, MobileNet, and GoogleNet

- Use CACTI to analyze performance and energy
- RTL model
- Model with 28nm technology (Eyeriss uses 65nm, TPU 28nm)
- Model memory usage energy with weighted linear model
- Use their tool to model Eyeriss, TPU, etc.

## Analysis Framework

- Use parameters from AlexNet, MobileNet, and GoogleNet
- Use CACTI to analyze performance and energy
- RTL model
- Model with 28nm technology (Eyeriss uses 65nm, TPU 28nm)
- Model memory usage energy with weighted linear model
- Use their tool to model Eyeriss, TPU, etc.
- Use parameters from AlexNet, MobileNet, and GoogleNet
- Use CACTI to analyze performance and energy
- RTL model
- Model with 28nm technology (Eyeriss uses 65nm, TPU 28nm)
- Model memory usage energy with weighted linear model
- Use their tool to model Eyeriss, TPU, etc.

- Use parameters from AlexNet, MobileNet, and GoogleNet
- Use CACTI to analyze performance and energy
- RTL model
- Model with 28nm technology (Eyeriss uses 65nm, TPU 28nm)
- Model memory usage energy with weighted linear model
- Use their tool to model Eyeriss, TPU, etc.

- Use parameters from AlexNet, MobileNet, and GoogleNet
- Use CACTI to analyze performance and energy
- RTL model
- Model with 28nm technology (Eyeriss uses 65nm, TPU 28nm)
- Model memory usage energy with weighted linear model
- Use their tool to model Eyeriss, TPU, etc.

- Use parameters from AlexNet, MobileNet, and GoogleNet
- Use CACTI to analyze performance and energy
- RTL model
- Model with 28nm technology (Eyeriss uses 65nm, TPU 28nm)
- Model memory usage energy with weighted linear model
- Use their tool to model Eyeriss, TPU, etc.

## Results

Loop unrollings/dataflows are horizontal. 1 color = 1 register file size. Same color + same dataflow means different "replications" (parallelized



#### Experiments

With good loop optimizations, reuse is high (high RF energy use). 2d = best blue points, Global = best red points from previous fig.



## Outline

- 1 Background: Spatial Architectures
- Background: Halide
- 3 DNN Dataflow is Overrated
- 4 Generating Hardware Designs Using Halide
- 5 Experiments



#### • They don't successfully show that "dataflow choice is overrated"

- What about latency and throughput? Dataflow choice could be super important with respect to those
- Are they doing a good job modeling their competitors?
- Can Halide can actually model the space of "all possible systolic accelerators"?
- Uses very different nm process from Eyeriss
- Bad figures

- They don't successfully show that "dataflow choice is overrated"
- What about latency and throughput? Dataflow choice could be super important with respect to those
- Are they doing a good job modeling their competitors?
- Can Halide can actually model the space of "all possible systolic accelerators"?
- Uses very different nm process from Eyeriss
- Bad figures

- They don't successfully show that "dataflow choice is overrated"
- What about latency and throughput? Dataflow choice could be super important with respect to those
- Are they doing a good job modeling their competitors?
- Can Halide can actually model the space of "all possible systolic accelerators"?
- Uses very different nm process from Eyeriss
- Bad figures

- They don't successfully show that "dataflow choice is overrated"
- What about latency and throughput? Dataflow choice could be super important with respect to those
- Are they doing a good job modeling their competitors?
- Can Halide can actually model the space of "all possible systolic accelerators"?
- Uses very different nm process from Eyeriss
- Bad figures

- They don't successfully show that "dataflow choice is overrated"
- What about latency and throughput? Dataflow choice could be super important with respect to those
- Are they doing a good job modeling their competitors?
- Can Halide can actually model the space of "all possible systolic accelerators"?
- Uses very different nm process from Eyeriss
- Bad figures

- They don't successfully show that "dataflow choice is overrated"
- What about latency and throughput? Dataflow choice could be super important with respect to those
- Are they doing a good job modeling their competitors?
- Can Halide can actually model the space of "all possible systolic accelerators"?
- Uses very different nm process from Eyeriss
- Bad figures

## Lessons Learned

#### Decoupling algorithm from processing details can be valuable for accelerating ML

- Idea of using Halide to generate designs is very interesting
- Good demonstration that loop optimizations are important

## Lessons Learned

- Decoupling algorithm from processing details can be valuable for accelerating ML
- Idea of using Halide to generate designs is very interesting
- Good demonstration that loop optimizations are important

## Lessons Learned

- Decoupling algorithm from processing details can be valuable for accelerating ML
- Idea of using Halide to generate designs is very interesting
- Good demonstration that loop optimizations are important